In this letter, we analyze the carrier transit delay in graphene field-effect transistors (GFETs).The extraction of the intrinsic delay provides a new way to directly estimate carrier velocity from the experimental data, while the breakdown of the total delay into intrinsic, extrinsic, and parasitic components can offer valuable information for optimizing RF GFET structures.
is the intrinsic transconductance. g 0 = 1/R ds is the output conductance. C ds is the source-drain capacitance. C gs,i and C gd,i are the internal gate-source Cgs,ex and C gd,ex gate-drain capacitances, and are the external gate-source and gate-drain capacitances.
doped silicon, the active device is embedded in the large parasitics of its GSG probe pads. The de-embedding process, hence, involves subtraction between two large numbers, which can lead to significant errors in the de-embedded S-parameters and a large ratio between these devices' f T values before and after de-embedding [5] . These errors in the deembedded S-parameters will be carried over to the extraction of the capacitances and make delay analysis virtually impossible.
To reduce the GSG probe pad capacitances and improve the accuracy of the de-embedded S-parameter, we fabricate RF GFETs on a sapphire wafer (500 μm thick) with substrate resistivity above 10 16 Ω.cm. For comparison, the resistivity of conductive Si is less than 1 Ω.cm and about 10 3 Ω.cm in high resistivity Si. The highly resistive sapphire substrate can help eliminate most of the capacitances contributed by the coupling between the pad metals and the charge carriers in the substrate.
The graphene used in this work is grown by chemical vapor deposition (CVD) method on copper catalyst [8] . Films are then transferred to a sapphire substrate [8] . Single-layer graphene has been obtained, which uniformly covers more than 95% area of the sample. Fig. 1(a) shows the Raman spectrum of single-layer graphene on sapphire substrate. The Raman spectrum of graphene-on-sapphire is almost identical to the Raman spectrum of graphene-on-SiO 2 except for a broad background fluorescence commonly found in sapphire due to trace impurities [9] . Room-temperature carrier mobilities were in the range of 2234 ± 95 cm 2 /V.s (for a sheet charge density n S = 6.0 ± 0.4 × 10 12 cm −2 ) as measured through van der Pauw structures (B = 0.3 T, I = 0.1 mA). As reference, mobilities in graphene transferred on to 300-nm silicon dioxide are typically 2,220 ± 174 cm 2 /V.s (for a sheet charge density n S = 5.5 ± 0.6 × 10 12 cm −2 ). The ohmic contacts of the GFETs are first formed by depositing a 2.5 nm Ti/45 nm Pd/15 nm Au metal stack by e-beam evaporation using a pre-ohmic aluminum capping process [10] . The gate dielectric consists of 16 nm Al . Since these GFETs operate in the linear regime, f T increases with V DS , which leads to the increase in the drain current and hence higher intrinsic transconductance. This behavior is similar to conventional devices in their linear regime [12] .
III. EXTRACTION OF CARRIER TRANSIT DELAY IN GFETs
There are several methods in the literature for extracting carrier transit delays [12] , [13] . Moll's method [12] is widely used for III-V HEMTs. However, the method is best used for devices operating in the saturation region, in which the dependence of the drain current on the source-drain bias is negligible. The method does not work well with graphene devices because the majority of the GFETs today operate in the linear regime. In addition, the absence of the drain depletion region in graphene transistors makes the concept of drain delay [12] irrelevant to GFETs. The method in [13] requires cold-FET measurement. This is also not suitable for GFETs, which usually have a significant off-state current and never pinch off. Here, we use the method in [14] , [15] to extract the carrier transit delay. The f T of a field-effect transistor is inversely proportional to the total delay (τ total ) of the device, which can be divided into three different components: the intrinsic delay (τ int ), the extrinsic delay (τ ext ), and the parasitic delay (τ par )
where τ int is the time taken by the carrier to cross the intrinsic channel region (L G ); τ ext is the additional delay associated with the external fringe capacitances and can be interpreted as the additional transit time due to the extended channel region (ΔL G ); and τ par is the RC time constant required to charge and discharge the remaining parasitic part of the active device region. The f T of a device is related to the small-signal circuit parameters as [16] 
Hence, the three components of the total delay are related to the small-signal circuit parameters [ Fig. 1(b) ] as follows:
In this letter, we define the source of hole injection as the source for the GFETs. C gs,i and C gd,i are the internal capacitances. These are the components of C gs and C gd that directly scale with the gate length, while C gs,ex and C gd,ex are the external fringe capacitances, i.e., the components of C gs and C gd that do not change with the gate length. The small-signal capacitances C gs and C gd are first extracted from S-parameters. As shown in Fig. 3(a) , both the internal and external capacitances of the devices are then extracted from the scaling behavior of C gs and C gd for three GFETs with L G = 430 nm, 311 nm, and 210 nm. The effective lateral electric field in the channel V DS = V DS − I DS (R S + R D ) and the intrinsic gate overdrive (V DS = −1.0 V, V GS = −0.6 V for the 210-nm device) are kept the same in all three devices so as to achieve similar lateral and vertical electrostatic conditions in the channel for each device.
The devices are within a few hundred μm from each other on the same sample, and gate lengths are accurately measured by scanning electron microscopy (SEM). C gs and C gd have contributions from both the electrostatic capacitance of the gate dielectric and quantum capacitance of graphene. Unlike conventional devices operating in saturation regime where C gd is much smaller and has a very weak dependence on the gate length due to minimum charge variation on the drain side in the saturation regime, the majority of the GFETs reported in the literature do not show current saturation and hence have C gd that is a considerable fraction of C gs . C gd in GFETs also demonstrates significant dependence on gate length. This Miller capacitance can limit the bandwidth for amplifier applications.
IV. RESULTS AND DISCUSSIONS Fig. 3(b) shows that the intrinsic delay scales almost linearly with the gate length, as expected, while the extrinsic and parasitic delays both stay relatively constant as gate length changes. Hence, as the gate length reduces, the total delay in these GFETs becomes increasingly dominated by both the extrinsic and parasitic delays, while the percentage of the intrinsic delay shrinks [ Fig. 3(c) ]. The increasing dominance of the parasitic delay in shorter channel GFETs as shown here agrees with [17] , which shows that the access resistances play a key role in limiting f T of short channel GFETs. Fig. 3(c) shows that the extrinsic delay also becomes more significant in GFETs with shorter channels. Hence, to further improve f T of RF GFETs, both τ par and τ ext need to be reduced. τ par can be reduced by minimizing the source and drain access resistances, such as using a self-aligned device structure [5] . In addition, both τ par and τ ext can be reduced by optimizing the gate thickness and underlap to reduce fringe capacitances.
The intrinsic delay is directly related to the carrier velocity in the channel, which can be evaluated from the slope of the intrinsic delay dependence on L G in Fig. 3(b) : v h = (∂τ int /∂L G ) −1 = 1.24 × 10 7 cm/s While this velocity is extracted in the linear region of sample FETs, it is still much higher than saturation velocity in Si devices [18] , demonstrating the great potential of graphene FETs. For a given lateral electric field in the channel, the carrier velocity in linear region is dependent on the carrier mobility. In GFETs, the mobility is mainly limited by the various scattering mechanisms, such as charge impurity scattering, optical phonon scattering, and ripple scattering. Hence, the intrinsic delay for GFETs operating in linear region can be reduced by biasing the channel at a higher lateral electric field to achieve a higher carrier velocity. For GFETs operating at a given bias condition in linear region or for operation in saturation region, the intrinsic delay can be reduced by improving the material quality and by using a better substrate such as boron nitride [19] to reduce scattering and improve carrier mobility and carrier velocity. Fig. 3(d) shows the cutoff frequencies for these devices. The measured cutoff frequencies f T,meas after de-embedding agree well with that calculated from the total delay (1/2πτ total ). f T,2 is the cutoff frequency if the access resistances are completely removed. f T,1 is directly related to the carrier velocity in the intrinsic channel region and is generally hard to reach in practical devices; but nevertheless, it highlights the great potential of these GFETs. Even with the moderate mobility in the CVD graphene used in this work, f T,1 can reach 1 THz if the gate length is reduced to 20 nm. This is a conservative estimate because the carrier transport may become ballistic at such gate length, which can further enhance the frequency performance.
In conclusion, a method for extracting the carrier transit delays in RF transistors is applied to GFETs on sapphire with submicrometer gate length. The extraction of intrinsic delay offers a new way to estimate the carrier velocity in the channel. By breaking down the total delay into individual components associated with intrinsic carrier velocity, fringe capacitances, and access region parasitics, this method provides insightful information for device optimization. These three delay components can also serve as figures of merit for comparing the quality of RF GFETs in terms of both the intrinsic material transport property (by using τ int ) and the design and quality of the external device structure (by using τ par and τ ext ).
